Circuit design of a 9ns-HIT-delay 32K byte cache macro | IEEE Conference Publication | IEEE Xplore