A low-noise 2-GB/s 256-Mb packet-based DRAM with a robust array power supply | IEEE Conference Publication | IEEE Xplore