A 4.5 GHz 130 nm 32 KB L0 cache with a self reverse bias scheme | IEEE Conference Publication | IEEE Xplore