A high speed direct digital frequency synthesizer using a low power pipelined parallel accumulator

A new high speed direct digital frequency synthesizer (DDFS) using a low power pipelined parallel accumulator (PPA) is proposed. The PPA uses both pipelining and paralleling techniques to increase speed and to reduce power consumption. The PPA attains benefits of the pipelined accumulator and the parallel accumulator. The 2-pipelined 2-parallel PPA only consumes 66% and 69% power of the 4-pipelined accumulator and the 4-parallel accumulator respectively with the same throughput. The PPA can achieve higher throughput with smaller area and less power consumption in lower clock frequency. All circuit simulations and implementations are based on a 0.35 /spl mu/m CMOS technology with VCC=3.3 V.