Design rewiring for power minimization [logic design] | IEEE Conference Publication | IEEE Xplore