Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions | IEEE Conference Publication | IEEE Xplore