A methodology for architecture-level reliability risk analysis | IEEE Journals & Magazine | IEEE Xplore