"A sub-0.25/spl mu/m symmetric super self-aligned gate hjfet witn reduced gate fringing capacitance fabricated using electroless au plating and collimated sputtering" | IEEE Conference Publication | IEEE Xplore