A model of neural circuits for programmable VLSI implementation | IEEE Conference Publication | IEEE Xplore