An Efficient Protection Technique for Last Level STT-RAM Caches in Multi-Core Processors | IEEE Journals & Magazine | IEEE Xplore