Implementation of a QR Decomposition Processor using Walke Mapping on FPGA

This work presents the development and FPGA implementation of a QR Decomposition Processor capable of solving the Recursive Least Squares (RLS) algorithm.