Electrical modeling and analysis of sidewall roughness of through silicon vias in 3D integration | IEEE Conference Publication | IEEE Xplore