Reliability assessment of self-timed VLSI circuits

Self-timed VLSI circuits can avoid problems of clock distribution and achieve 500 MHz or higher-speed data processing. The RELY circuit reliability simulator is used to investigate the comparative reliability of two-phase, single-phase, and self-timed circuits. Reliability simulation techniques and analysis results on submicron CMOS circuits are presented.