Competing CMOS circuit techniques

A summary on competing CMOS circuit techniques is presented. It is noted that, when the complete picture is examined (including gating, clocking, and testability), much more disagreement than agreement is evident among CMOS designers. The panel probes into the areas of disagreement for today's megachips and those of the future.<
>