Incremental timing optimization during multiple stages of logic synthesis

An effective approach for timing optimization in a logic synthesis system is presented. One of the main features of the approach is that it attempts to optimize timing at three stages of circuit abstraction. The effectiveness and limitations of this method at the stage of technology independent gate level are identified through experiments.<
>