Minimum current/area implementation of cyclic ADC
Zhang, H.; Li, Q.; Sanchez-Sinencio, E.
Electronics Letters
Volume 45, Issue 7, March 26 2009 Page(s):351 - 352
Digital Object Identifier   10.1049/el.2009.0293
Summary:A global offset cancellation technique is proposed to solve the offset/flicker noise problem. It helps to minimise the silicon area and power consumption of a cyclic analogue-to-digital converter (ADC) with an operational transconductance amplifier sharing scheme. A 10 bit 1 MS/s cyclic ADC implemented in the TI 0.35 m CMOS process proves the effectiveness of the proposed technique.

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.