Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture
Yoonjin Kim; Mahapatra, R.N.
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 18, Issue 1, Jan. 2010 Page(s):15 - 28
Digital Object Identifier 10.1109/TVLSI.2008.2006846
Summary:Most of the coarse-grained reconfigurable architectures (CGRAs) are composed of reconfigurable ALU arrays and configuration cache (or context memory) to achieve high performance and flexibility. Specially, configuration cache is the main component in CGRA that provides distinct feature for dynamic reconfiguration in every cycle. However, frequent memory-read operations for dynamic reconfiguration cause much power consumption. Thus, reducing power in configuration cache has become critical for CGRA to be more competitive and reliable for its use in embedded systems. In this paper, we propose dynamically compressible context architecture for power saving in configuration cache. This power-efficient design of context architecture works without degrading the performance and flexibility of CGRA. Experimental results show that the proposed approach saves up to 39.72% power in configuration cache with negligible area overhead (2.16%).
View citation and abstract |
Cart
