Temperature-aware test scheduling for multiprocessor systems-on-chip
Bild, D.R.; Misra, S.; Chantemy, T.; Kumar, P.; Dick, R.P.; Huy, X.S.; Li Shangz; Choudhary, A.
Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on
Volume , Issue , 10-13 Nov. 2008 Page(s):59 - 66
Digital Object Identifier 10.1109/ICCAD.2008.4681552
Summary:Increasing power densities due to process scaling, combined with high switching activity and poor cooling environments during testing, have the potential to result in high integrated circuit (IC) temperatures. This has the potential to damage ICs and cause good ICs to be discarded due to temperature-induced timing faults. We first study the power impact of scan chain testing for the ISCAS89 benchmarks. We find that the scan-chain test power consumption is 1.6times higher for at-speed testing than normal operating power consumption. We conclude that if the testing frequency is less than half of the normal frequency, then the testing power consumption may in fact be lower. However, due to differences in the cooling environments, the peak die temperatures may still be higher. Second, we present an optimal formulation for minimal-duration temperature-constrained test scheduling. Our results improve on the test schedule time of the best existing algorithm by 10.8% on average for a packaged IC thermal environment. We also present an efficient heuristic that generally produces the same results as the optimal algorithm, while requiring little CPU time, even for large problem instances.
View citation and abstract |
Cart
