A background correction technique for timing errors in time-interleaved analog-to-digital converters
Iroaga, E.; Murmann, B.; Nathawad, L.
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
Volume , Issue , 23-26 May 2005 Page(s): 5557 - 5560 Vol. 6
Digital Object Identifier   10.1109/ISCAS.2005.1465896
Summary: A background correction scheme for timing mismatch in time-interleaved analog-to-digital converters (ADCs) is presented. The architecture is based on the use of an extra ADC channel and an input ramp signal to estimate the timing errors, and digital interpolation to correct the output digital codes. Simulated results demonstrate a 35 dB improvement in SFDR (spurious free dynamic range) and a 20 dB improvement in SNDR (signal-to-noise-and-distortion ratio) for a 10-bit converter with an over-sampling ratio greater than 2 times.

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.