An improved algorithm-driven methodology to optimize switched current memory cells by transistor sizing | IEEE Conference Publication | IEEE Xplore