IP testing - the future differentiator?
Eklow, B.
Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings
Volume 3, Issue , 16-20 Feb. 2004 Page(s): 6 - 7 Vol.3
Digital Object Identifier   10.1109/DATE.2004.1269189
Summary: Testing of processors and mixed signal IP require large number of functional vectors to assure high coverage. Built-in-test features helps to reduce the vector count and increase coverage. Building bit error rate test capability and jitter test capability into the SerDes logic reduce the requirement for very expensive equipment to test these parameters. Power requirements for testing is larger than power requirements for functional operation. Testing in an SoC environment requires careful planning on the part of the IP integrator and careful attention to DFT on the part of the IP provider.

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.