SCALIP - a scalable IP solution for pipelined arrays with limitedfeedback
Moe, M.; Schmit, H.
ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International
Volume , Issue , 2001 Page(s):334 - 338
Digital Object Identifier   10.1109/ASIC.2001.954723
Summary:Current IP methodologies are only useful within a limited design space low power, high performance or low area. A single IP methodology is needed that can span all of these design spaces with one specification. SCALIP is a methodology that can quickly and easily create multiple design points that span a much greater design space thin any current IP methodology utilizing only behavioral or RTL synthesis. One limitation of this methodology is that it is only useful for pipelined arrays with limited feedback

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.