A Low-Power, 6-bit Time-Interleaved SAR ADC Using OFDM Pilot Tone Calibration
Yangjin Oh; Murmann, B.
Custom Integrated Circuits Conference, 2007. CICC apos;07. IEEE
Volume , Issue , 16-19 Sept. 2007 Page(s):193 - 196
Digital Object Identifier   10.1109/CICC.2007.4405711
Summary:A low-power analog-to-digital converter (ADC) that exploits communication system resources for continuous self-calibration is presented. The proposed converter employs a time-interleaved array of successive approximation register (SAR) ADCs. The inter-channel offset mismatches are adjusted by a calibration loop that utilizes the outputs of the fast Fourier transform (FFT) block of an orthogonal frequency division multiplexing (OFDM) receiver. The 6-bit prototype ADC, fabricated in a 0.18-mum CMOS technology, achieves an SNDR of 35.4 dB with a power consumption of 6.58 mW at 200 MS/s.

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.