FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability
Ling, A.C.; Singh, D.P.; Brown, S.D.
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 26, Issue 7, July 2007 Page(s):1196 - 1210
Digital Object Identifier 10.1109/TCAD.2007.891362
Summary:This paper presents a field-programmable gate array (FPGA) logic synthesis technique based upon Boolean satisfiability. This paper shows how to map any Boolean function into an arbitrary programmable logic block (PLB) architecture without any custom decomposition techniques. The authors illustrate several useful applications of this technique by showing how this technique can be used for architecture evaluation and area optimization. When evaluating the FPGA architecture, the authors focus on the basic building block of the FPGA, which they refer to as PLB. In order to illustrate the flexibility of their evaluation framework, several unrelated PLB architectures are evaluated in an automated fashion. Furthermore, the authors show that using their technique is able to reduce FPGA resource usage by 27% on average in common subcircuits found in digital design.
View citation and abstract |
Cart
