Timing Analysis and Performance Improvement of MOS VLSI Designs
Jouppi, N.P.
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 6, Issue 4, July 1987 Page(s): 650 - 665
Digital Object Identifier  
Summary: TV is a MOS VLSI switch-level timing verifier. It has built-in direction-finding through pass transistors to minimize the number of false paths found, and has knowledge of clocking disciplines to increase the usefulness of timing analysis for chips with several clock phases. TV can find several distinct critical paths at once by using a modified breadth-first search, so that the number of runs of the timing verifier is reduced over systems providing single or multiple equivalent paths. It can analyze circuits with 40.000 transistors in under 30 min of VAX 11/780 CPU time. The IA is TV's novel interactive timing advisor that provides incremental timing analysis. The IA can compute the effects of small design changes in circuits with 100 000 transistors using only seconds of CPU time. The IA Autopilot can propose and evaluate its own design changes.

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.