On the complexity of gate duplication
Srivastava, A.; Kastner, R.; Sarrafzadh, M.
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 20, Issue 9, Sep 2001 Page(s):1170 - 1176
Digital Object Identifier   10.1109/43.945312
Summary:In this paper, we show that both the global and local gate duplication problems for delay optimization are NP-complete under certain delay models

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.