A high-resolution interpolator for incremental encoders based onthe quadrature PLL method
Emura, T.; Lei Wang
Industrial Electronics, IEEE Transactions on
Volume 47, Issue 1, Feb 2000 Page(s):84 - 90
Digital Object Identifier   10.1109/41.824129
Summary:This paper presents a new high-resolution interpolator for incremental encoders based on the quadrature phase-locked loop method proposed by Emura. Until now, this method has been applied to controllers of high-precision servomechanisms and has shown excellent performance. In this paper, the authors apply the method for the first time to an interpolator for incremental encoders. The experimental results show that high-speed interpolation is possible, with a maximum output frequency of 25 MHz-20 times higher than that of conventional interpolators. The interpolator proposed was also tested for noise rejection with a high-speed numerically controlled gear grinding machine, and has shown good noise rejection capability. This paper presents the design of the interpolator and the experimental results

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.