A new register design for low power TLB and cache
Yen-Jen Chang
NORCHIP Conference, 2005. 23rd
Volume , Issue , 21-22 Nov. 2005 Page(s): 301 - 304
Digital Object Identifier   10.1109/NORCHP.2005.1597049
Summary: This paper presents a new register design, called content-change-aware (CCA) register, to reduce the TLB/cache power consumption without delay penalty. By embedding the detection logic in the register, the CCA register is able to sense out the difference between the coming value and the current stored value. This property can be used to accurately filter out all the redundant TLB/cache accesses in real-time. We remove the comparison delay penalty from the conventional block buffering without impairing the power reduction efficiency. Applying the proposed CCA register to the TLB/cache with a single block buffer, the experimental results show that our design can drastically reduce the average power consumption per TLB/cache access as achieved by using the block buffering, but without compromise of system performance.

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.