Switched capacitor PLL frequency synthesizer
El-Ela, M.A.
Radio Science Conference, 1999. NRSC apos;99. Proceedings of the Sixteenth National
Volume , Issue , 23-25 Feb 1999 Page(s):C4/1 - C4/6
Digital Object Identifier   10.1109/NRSC.1999.760888
Summary:A technique for high resolution frequency synthesizer is introduced and analyzed. This technique is based on a duty cycle controlled oscillator circuit used as a fractional frequency divider placed in the feedback path of a phase locked loop. A design example is given with experimental results

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.