EVAS: a new evolution algorithm solving the assignment problem inanalog layout with automatic consideration of matching constraints
Huber, A.; Wolf, H.G.; Mlynski, D.A.
Electronics, Circuits, and Systems, 1996. ICECS apos;96., Proceedings of the Third IEEE International Conference on
Volume 1, Issue , 13-16 Oct 1996 Page(s):152 - 155 vol.1
Digital Object Identifier   10.1109/ICECS.1996.582735
Summary:In this paper a new evolution approach for solving the assignment problem on analog transistor arrays is presented. Several constraints given in analog layout are considered. This approach exploits circuit symmetries to improve the resulting layout. The required symmetry informations are efficiently extracted by applying the new algorithm SYMALYS to the original circuit description. The generally applicable algorithm SYMALYS is described. In order to utilize the detected symmetries, a problem-specific suitable cost-function is employed. Furthermore some simplifications useful for application on transistor arrays are employed for benefit of faster computation. The implemented algorithm EVAS has been tested with industrial examples and the result is given

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.