Memory/logic interconnect flexibility in FPGAs with large embeddedmemory arrays
Wilton, S.J.E.; Rose, J.; Vrancsic, Z.G.
Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996
Volume , Issue , 5-8 May 1996 Page(s):144 - 147
Digital Object Identifier   10.1109/CICC.1996.510530
Summary:As the capacities of field-programmable gate arrays (FPGAs) grow, it becomes desirable to create FPGAs with embedded memory arrays. This paper examines the flexibility of the interconnect structure that joins memory and logic. For architectures with only a few memory arrays, we find that both the routability and the delay of circuits are insensitive to the memory/logic interconnect flexibility, which implies that this interconnection can be made very inflexible. This is in contrast to the logic connection block flexibility, which has been shown to require high flexibility. For architectures with more arrays, the memory/logic interconnect flexibility requirements increase and approach those of logic interconnect

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.