Design and optimization of high voltage analog and digital circuitsbuilt in a standard 5 V CMOS technology
Ballan, H.; Declercq, M.; Krummenacher, F.
Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994
Volume , Issue , 1-4 May 1994 Page(s):574 - 577
Digital Object Identifier   10.1109/CICC.1994.379656
Summary:This paper presents a new family of high-voltage (HV) analog and digital circuits which are fully compatible with a standard 5 V CMOS technology, without any process change. On the basis of several circuits, it is shown that HV design can be classified in three categories, for which a common design methodology can be identified. Detailed circuit sizing as well as measurements illustrate the performance achieved with this technique

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.