Hardware architecture and trade-offs for generic inversion of one-way functions
Mukhopadhyay, S.; Sarkar, P.
Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on
Volume , Issue , 0-0 0 Page(s):4 pp. - 4850
Digital Object Identifier   10.1109/ISCAS.2006.1693716
Summary:Time-memory trade-off (TMTO) is a twenty five years old technique for inverting one-way functions. The most feasible implementation of TMTO is in special purpose hardware. Till date the work on hardware architecture for TMTO has been somewhat sketchy. In this paper, we describe a systematic architecture for implementing TMTO. We break down the offline and online phases into simpler tasks and identify opportunities for pipelining and parallelism. This results in a sufficiently detailed top-level architecture. To the best of our knowledge, such architecture does not appear in the literature

» View citation and abstract

Log in by entering your IEEE Web Account Username and Password.

IEEE Communications Society members: If you subscribe to the IEEE Electronic Periodicals Package or IEEE Electronic Periodicals Package Plus, you must access your subscription at www.comsoc.org.

Check with your librarian, information professional, or system manager to determine if you need to log in. Please complete the online Technical Support Form if you need assistance.

Select the Purchase History link to access the document. You will have 5 Days after purchase to access the Full Text PDF. Please complete the online Technical Support Form if you need assistance.

• Search and access Abstract records free of charge
• Register for table of contents alerts
• Purchase Full Text PDF documents

» Learn more about subscription options or how to become an IEEE Member.